![Nehalem's QuickPath & Integrated Memory Controller : Intel's CPU Roadmap: To Nehalem and Beyond - HardwareZone.com.sg Nehalem's QuickPath & Integrated Memory Controller : Intel's CPU Roadmap: To Nehalem and Beyond - HardwareZone.com.sg](https://images.hardwarezone.com/upload/files/2010/03/676f1900a1.jpg)
Nehalem's QuickPath & Integrated Memory Controller : Intel's CPU Roadmap: To Nehalem and Beyond - HardwareZone.com.sg
![OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip](https://static.wixstatic.com/media/3beb6c_7c2b408205dc432795833fa7f8ce96d0~mv2.jpg/v1/fill/w_592,h_555,al_c,q_80,enc_auto/3beb6c_7c2b408205dc432795833fa7f8ce96d0~mv2.jpg)
OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip
![Building a better memory controller: architectural performance exploration of an AXI memory controller - EDN Building a better memory controller: architectural performance exploration of an AXI memory controller - EDN](https://www.edn.com/wp-content/uploads/media-1154700-286249-building-a-better-memory-controller-architectural-performance-exploration-of-an-axi-memory-controller-figure-1.gif)
Building a better memory controller: architectural performance exploration of an AXI memory controller - EDN
![Look what we found, an on-die memory controller - AMD Opteron Coverage - Part 1: Intro to Opteron/K8 Architecture Look what we found, an on-die memory controller - AMD Opteron Coverage - Part 1: Intro to Opteron/K8 Architecture](https://images.anandtech.com/reviews/cpu/amd/hammer/hammercore.gif)